A Compact Rail-to-Rail Class-AB CMOS Buffer With Slew-Rate Enhancement

Chutham Sawigun, Member, IEEE, Andreas Demosthenous, Senior Member, IEEE, Xiao Liu, Member, IEEE, and Wouter A. Serdijn, Fellow, IEEE

Abstract—Two prior-art transconductance amplifier-based rail-to-rail class-AB analog buffers are examined. Their analysis reveals that the output current drive capability for large input voltages is restricted. To mitigate this drawback, a relatively simple slew-rate enhancement scheme is proposed. The new scheme allows the buffer’s speed to be increased by over 200% with only a very small increase in static power consumption (1.25%) and silicon area (3%). The proposed and the two conventional buffers were fabricated in a 0.35-μm CMOS technology for a power supply of 3 V. Measurements verify the superior slew-rate performance of the new buffer for rail-to-rail step responses.

Index Terms—Analog buffer, class AB, CMOS circuits, high speed, rail to rail, slew-rate enhancement.

I. INTRODUCTION

In order to drive a large capacitive load, an analog buffer (or voltage follower) implemented by a transconductance amplifier $g_m$ connected in negative feedback as shown in Fig. 1(a) is the most fundamental and widely used driving scheme. Examples include liquid crystal display drivers [1], [2], low-dropout regulators [3], [4], and analog testing and signal monitoring [5]. Class-AB buffers are usually preferred for their high power efficiency and low harmonic distortion [6]. In Fig. 1(a), $r_o$ and $C_L$ represent the output resistance of the $g_m$ circuit and the load capacitor, respectively. Before settling, i.e., $t_0 \leq t \leq t_s$ [see Fig. 1(b)], the $g_m$ circuit should have a high output current drive capability to quickly charge (or discharge) $C_L$. After settling, i.e., at time $t \geq t_s$, the output voltage $V_{out}$ should ideally follow the input voltage $V_{in}$. In practice, the common-mode (CM) range (CMR) of the $g_m$ circuit limits the signal range over which $V_{out}$ follows $V_{in}$. Thus, to simultaneously achieve low-power consumption, high slew rate, and high signal-to-noise ratio, a compact class-AB $g_m$ circuit with rail-to-rail CMR is required.

Analog CMOS buffer that meets these criteria was proposed by Carrillo et al. in [7]. The circuit uses two complementary class-AB differential flipped voltage follower (DFVF) transconductors [8], assisted by a pair of adaptive biasing circuits, which serve to ensure that the two output transistors are correctly biased for almost the entire signal range of the supply rails. The adaptive circuits utilize four simple current mirrors and a couple of extra transistors, making the buffer attractive for low-power applications.

In [9], the authors showed that the adaptive biasing mechanism still remains despite removing the four current mirror circuits from the buffer design in [7]. This modification reduces the static power consumption and transistor count requirements of the buffer by 30% and 35%, respectively.

However, both the buffer designs in [7] and [9] share a common drawback: Their output current drive capability for large input voltages is restricted. This limitation is fundamental to their circuit architecture, and it cannot be avoided if we want to have both class-AB and rail-to-rail operations simultaneously. In this brief, we analyze the origin of this limitation. Based on the analysis, we present a compact scheme to enhance output current drive capability for full rail-to-rail input signal swing, without degrading any other key performance aspect. The proposed modification greatly increases the buffer’s slew rate while requiring only a very small increase in static power consumption and silicon area. To verify the concept, the buffer...
designs in [7] and [9] and the proposed buffer were designed and fabricated in a 0.35-μm CMOS technology. The measured results are consistent with the analysis.

In the next section, a review of prior-art class-AB analog voltage buffers along with their performance analysis is presented. Section III proposes the slew-rate enhancement technique, while Section IV shows the new buffer. The measured results and comparison of the designs are presented in Section V, followed by concluding remarks in Section VI.

II. RAIL-TO-RAIL ANALOG BUFFERS: PRIOR-ART DESIGN

A. CM Behavior

Fig. 1(c) and (d) shows the DFVF transconductors (which have been used as the basic circuit cell in the buffer designs in [5], [7], and [9]) and their CMR limitations. Referring to Fig. 1(b) after settling, the situation is similar to applying a CM voltage to both input terminals of the $g_m$ circuit. Using the transconductors in Fig. 1(c) and (d) as the $g_m$ circuit, their CM voltage ranges will define the available range for signal swing.

Considering the circuit in Fig. 1(c), the minimum and maximum CM voltages can be derived using the square-law function of the MOS transistor in the strong inversion saturation (SIVS) region. Since transistors $M_1$ and $M_2$ have the same gate–source voltages ($V_{GS}$), neglecting channel length modulation (CLM), they conduct the same drain currents $I_{D1}$. We thus find that

$$V_{CM\min} = V_{SS} + V_{tn} + \sqrt{\frac{2I_{B1}}{\beta_2}} + \sqrt{\frac{I_{B1}}{\beta_{1,2}}}$$

(1)

$$V_{CM\max(c)} = V_{SS} + 2V_{tn} + \sqrt{\frac{2I_{B1}}{\beta_3}}$$

(2)

where $V_{tn}$ and $\beta$ represent the threshold voltage of an nMOS device and the process transconductance of each device, respectively. The CMR of this circuit is $CMR_{\text{min}} = V_{tn} - \sqrt{I_{B1}/\beta_3}$. This range is too small, and it is thus not recommended to apply this circuit as a buffer that has to deal with large input signal swings.

To extend the CMR, a level shifter is inserted to shift up the supply voltage $V_{D1}$, as shown in Fig. 1(d) [7], [9]. $V_{D1}$ should ideally be set to allow the maximum CM input voltage of the circuit (i.e., $V_{CM\max(b)}$) to reach the supply voltage $V_{DD}$, i.e., $V_{D1} = V_{DD} - V_{tn}$. This can be achieved by the appropriate sizing of transistor $M_S$ according to the following relationship:

$$V_{D1} = V_{SS} + V_{tn} + V_{tnS} + \sqrt{\frac{2I_{B1}}{\beta_3}} + \sqrt{\frac{I_{B1}}{\beta_3}}$$

(3)

Note that for an n-well CMOS process, $V_{tnS}$ will be affected by the body effect and $V_{tnS} > V_{tn}$. Also, $V_{D1}$ is a key parameter that limits the drive capability of the buffer (see Section II-D). The CMR lower bound of both circuits in Fig. 1(c) and (d) is identical and defined by (1). For the circuit in Fig. 1(d), the CMR is thus

$$CMR_{\text{eff}} = V_{DD} - V_{SS} - \left(V_{tn} + \sqrt{\frac{2I_{B1}}{\beta_3}} + \sqrt{\frac{I_{B1}}{\beta_{1,2}}}\right)$$

(4)

where $V_{SS}$ is the lower rail voltage, $V_{tn}$ is the threshold voltage of the transistor, $I_{B1}$ is the bias current, $\beta$ is the transconductance, and $\beta_{1,2}$ is the transconductance of the second stage. The CMR lower bound of both circuits in Fig. 1(c) and (d) is identical and defined by (1). For the circuit in Fig. 1(d), the CMR is thus

$$CMR_{\text{eff}} = V_{DD} - V_{SS} - \left(V_{tn} + \sqrt{\frac{2I_{B1}}{\beta_3}} + \sqrt{\frac{I_{B1}}{\beta_{1,2}}}\right)$$

(5)

In practice, when the CMRs of the DFVF transconductors are taken into account, the current mirrors $M_6 - M_7$ and $M_{13} - M_{14}$ cannot function properly over the full range of (5) without assistance from the adaptive biasing networks shown in the shaded areas in Fig. 2. Applying the analysis in Section II-A to the buffer in Fig. 2, it follows that the minimum and maximum CM voltages of the upper and lower DFVF transconductors are respectively given by

$$V_{CM\min U} = V_{SS} + V_{tn} + \sqrt{\frac{3I_{B}}{\beta_5}} + \sqrt{\frac{I_{B}}{\beta_{1,2,3}}}$$

(6)

$$V_{CM\max L} = V_{DD} - \left(|V_{tp}| + \sqrt{\frac{3I_{B}}{\beta_1}} + \sqrt{\frac{I_{B}}{\beta_{8,9,10}}}\right)$$

(7)

The third term in (4) ($V_{base}$) can be avoided when floating gate devices are used [10]. However, it is also possible to extend the CMR using complementary transconductors and adaptive biasing networks. Fig. 2 shows the schematic of the rail-to-rail class-AB buffer in [7]. In the design, all bias currents are set to $I_B$. The buffer may be divided into upper and lower parts, each of them featuring a DFVF transconductor of the type in Fig. 1(d) (the upper circuit is nMOS type and the lower circuit is pMOS) and an adaptive biasing circuit. The output currents of the upper and lower transconductors are conveyed to the output via current mirrors $M_6 - M_7$ and $M_{13} - M_{14}$, respectively. To keep transistors $M_7$ and $M_{14}$ in the SIVS region, the supply voltage needs to provide a minimum voltage drop of $V_{eff7} + V_{eff14}$ for $M_7$ and $M_{14}$ ($V_{eff7}$ and $V_{eff14}$ are the effective voltages of $M_7$ and $M_{14}$, respectively). Hence, ignoring the CMRs of the DFVF transconductors, $V_{out}$ can swing within the following range:

$$V_{SS} + \sqrt{\frac{I_{B}}{\beta_{14}}} \leq V_{out} \leq V_{DD} - \sqrt{\frac{I_{B}}{\beta_7}}$$

(5)
of the lower part will be cut off. At this point, \( M \) and again neglecting CLM, we find that the output current of the upper terminal directly. Now, the adaptive biasing mechanism provides conducting current, and the lower adaptive biasing circuit will take into account that \( V_{\text{threshold}} \) of a pMOS device.

If \( V_{\text{in}} \) goes high, reaching condition (6), \( M_{14} \) stops conducting current, and the lower adaptive biasing circuit will provide \( I_B \) to \( M_7 \), keeping the feedback loop closed until \( V_{\text{out}} \) reaches the upper bound of (5). The same mechanism holds for the upper adaptive biasing circuit when \( V_{\text{in}} \) goes low and meets condition (7).

C. Compact Adaptive Biasing

In [9], the current mirrors \( M_{A1} - M_{A4} \) and \( M_{B1} - M_{B4} \) in the shaded areas in Fig. 2 are removed, resulting in the buffer circuit in Fig. 3. Instead of supplying current \( I_B \) via those current mirrors, the drain terminals of \( M_5 \) and \( M_{14} \) are connected to the output terminal directly. Now, the adaptive biasing mechanism for each DFVF transconductor is handled by a single transistor. Since the DFVF circuits used in this buffer are still identical to those used in the buffer in Fig. 2, (6) and (7) are still applicable.

When \( V_{\text{in}} \) goes high and condition (6) is met, all transistors of the lower part will be cut off. At this point, \( M_3 \) takes care of \( I_{D7} = I_{D3} = I_B \). Also, when \( V_{\text{in}} \) goes low and condition (7) is met, the upper part is shut down, and \( M_{10} \) is responsible for \( I_{D14} = I_{D10} = I_B \). This alteration yields a rail-to-rail operation with a more compact design and less power consumption, while similar settling and slewing performances remain.

D. Driving Capability Limitation

Using the square-law function of the MOS transistor in the SIVS region, taking into account that \( V_{GS2} \) is constant due to \( I_B \) and again neglecting CLM, we find that the output current of the upper part of the buffer (i.e., the drain currents of \( M_1 \) and \( M_7 \) in Figs. 2 and 3), assuming equal dimensions for \( M_1 - M_3 \) (\( \beta_1 = \beta_2 = \beta_3 \)), is given by

\[
I_{oU} = \begin{cases} 
\beta_1 \left( V_{\text{id}} + \sqrt{\frac{I_{\text{id}}}{\beta_1}} \right)^2 & \text{for } V_{\text{id}} \geq -\sqrt{\frac{I_{\text{id}}}{\beta_1}} \\
0 & \text{for } V_{\text{id}} < -\sqrt{\frac{I_{\text{id}}}{\beta_1}} 
\end{cases}
\]  

where \( V_{\text{id}} = V_{\text{in}+} - V_{\text{in}-} = V_{\text{in}} - V_{\text{out}} \). It can be seen from (8) that, for \( V_{\text{id}} \) being less than the effective voltage of \( M_1 \), no current will be conveyed to the output. However, when \( V_{\text{id}} \) exceeds that limit, \( I_{oU} \) increases quadratically with \( V_{\text{id}} \). Unfortunately, this is not entirely true. The quadratic equation of (8) is obtained from the assumption that the feedback loop around \( M_1 - M_4 - M_5 \) forces the source terminal of \( M_1 \) to act as a virtual ground node that can sink infinite current. In practice, \( I_{D1} = I_{D2} \) and \( I_{D3} \) will all combine through \( M_5 \), yielding

\[ I_{D5} = 2I_B + I_{oU}. \]

We can now see that the maximum output current of the upper circuit \( I_{oU,\text{max}} \) is limited by the sinking capability of \( M_5 \) (first limit) and that \( V_{\text{SG6}} \) increases with \( I_{oU} \), forcing \( M_1 \) to enter the triode region (second limit).

Based on the CMR setting mentioned in Section II-A and the practical output voltage swing of (5), it is reasonable for the DFVF circuit in Fig. 3 to have a quiescent point of

\[ V_{D2Q} = V_{DD} - V_{\text{eff7}} - V_{tn} = V_{DD} \left(-V_{\text{in}} + \sqrt{\frac{I_B}{\beta_7}}\right). \]

Suppose that the current source \( I_B \) is implemented by a simple current mirror and requires a minimum voltage drop of \( V_{\text{effB}} \), the maximum gate voltage of \( M_5 \) is given by

\[ V_{G5,\text{max}} = V_{DD} - V_{\text{effB}} - V_{\text{GS4}}. \]

If \( V_{G5} \) goes higher than this value, current source \( I_B \) will enter the triode region, and (8) is no longer maintained. Hence, (11) restricts the maximum output current to

\[ I_{oU,\text{max}} = \beta_5 \left(V_{G5} - V_{\text{SS}} - V_{tn}\right)^2 - 2I_B \]
\[ = \beta_5 \left(V_{DD} - V_{\text{SS}} - (V_{\text{effB}} + V_{\text{eff4}})\right) \]
\[ - \left(V_{tn4} + V_{tn}\right)^2 - 2I_B \]

where we took the difference in the body effect of \( M_4 \) and \( M_1 - M_3 \) into account. This first limit results from the CMR extension mentioned in Section II-A. It can be observed that, using this circuit, the output current will never meet the second limit since the gate voltage of the sinking transistor is limited within a very fixed range of \( V_{G5,\text{max}} - (V_{D2Q} - V_{G54}) \approx V_{tn} \). The second limit, on the other hand, depends on \( V_{DD} \) and the dimension of \( M_6 \) which can be set to be higher than (12).

A similar circuit analysis can be applied to the lower part of the buffer, and the first limit of its output current can be expressed as

\[ I_{oL,\text{max}} = \beta_{12} \left((V_{DD} - V_{\text{SS}}) - (V_{\text{effB}} + V_{\text{eff11}}) - 2V_{tp}\right)^2 - 2I_B. \]

III. Proposed Slew-Rate Enhancement Scheme

We have seen from the previous section that the buffer’s output current affects the gate voltages of the sinking and sourcing transistors \( M_5 \) and \( M_{12} \). The level shifters are inserted for

![Fig. 3. Class-AB rail-to-rail analog buffer with compact adaptive biasing [9].](image-url)
CMR extension, and unfortunately, they attenuate the voltage headroom of $V_{G5}$ and $V_{G12}$ significantly. The resulting small voltage headroom directly limits the output current.

Fig. 4(a) shows the proposed scheme to let the output current meet the second limit without the need for a larger voltage headroom. This is achieved by inserting a current-controlled current source (CCCS) between the common source terminal of $M_1-M_5$ and $V_{SS}$. Current $I_{oU}$ controls the CCCS with unity gain. In this case, the CCCS is responsible for the sinking current, thereby allowing $M_5$ to only provide a constant current of $2I_B$. For this reason, $V_{G5}$ and $V_{D2}$ do not require any signal swing headroom, and $I_{oU}$ can go beyond the first limit. This allows the second limit to be met. As $I_{oU}$ keeps rising when $V_{id}$ is applied, $V_{SG6}$ will increase, forcing the drain voltage of $M_1$ to go down. Eventually, for the case of $V_{DD} = -V_{SS}$ and $V_{in} = 0$, $M_1$ will enter the triode region when

$$V_{id} = V_{in} = V_{DD} + V_{in} - |V_{tp}| - \sqrt{\frac{I_{oU,\text{max}}}{\beta_6}}$$  \hspace{1cm} (14)

and the maximum output current can be approximated as (assuming $V_{in} = -V_{tp}$)

$$I_{oU,\text{max}} \approx \beta_1 \beta_6 \left( \frac{V_{DD} + \sqrt{\frac{I_B}{\beta_1}}}{\sqrt{\beta_1 + \beta_6}} \right)^2.$$  \hspace{1cm} (15)

Beyond this range, the output current continues to increase further according to the triode region behavior.

Fig. 4(b) shows the output current characteristics of the DFVF transconductor with and without an adaptive tail current. The graph was obtained from circuit simulation using the model parameters of a 0.35-$\mu$m CMOS technology with $V_{in} \approx 0.55$ V and $V_{tp} \approx -0.71$ V. The power supply was set to 3 V and $I_B = 10$ $\mu$A. As can be seen from the gray curve (without CCCS), the output current saturates when $V_{id}$ ($V_{in} = 0$ V) is slightly less than 0.5 V, giving a maximum output current of about 0.5 mA. When the CCCS is applied, the second limit is met at $V_{id} \approx 0.75$ V and $I_{oU} \approx 1.65$ mA. For higher values of $V_{id}$, $I_{oU}$ continues to rise and reaches 1.85 mA at $V_{id} \approx 1.5$ V which is at the maximum supply rail. It can be seen that, using this technique, the maximum output current is enhanced by more than 300%.

Fig. 5 shows the schematic of the new slew-rate-enhanced rail-to-rail class-AB buffer. Developed from the compact design in [9], the set of transistors $M_{C1-3}$ and $M_{D1-3}$ shown in the two shaded areas is inserted to implement the CCCSs. In the upper part of the circuit, the drain current of $M_6$ ($I_{D6}$) is scaled down by $M_{C3}$ with a scaling-down factor of $k$. This scaled current is subsequently injected into the current mirror $M_{C2-M_{C1}}$, which has a reciprocal scale factor of $k^{-1}$. $M_{C1}$ is conducting $I_{D6}$ from the same branch of $M_1$ and $M_6$, and thus, the current consumption of this branch remains the same. The additional current consumption of $kI_{D6}$ is required only for the branch of $M_{C3}$ and $M_{C2}$. To keep power consumption low, $k$ should be as small as possible. In practice, it is limited by the value that keeps the current mirror pairs $M_{C1-M_{C2}}$ and $M_{D1-M_{D2}}$ working in their SIVS region. In this design, $k = 0.05$ was used. This results in a 1.25% increase in power and current consumption compared to the buffer in Fig. 3. Nevertheless, the device count, silicon area, and power consumption of the new buffer are still smaller than the buffer in Fig. 3 (see results in Section V).

![Fig. 4. (a) DFVF transconductor with adaptive tail current. (b) Output current characteristics.](image)

**Fig. 4.** (a) DFVF transconductor with adaptive tail current. (b) Output current characteristics.

**Fig. 5.** Proposed class-AB rail-to-rail buffer with slew-rate enhancement.

**IV. NEW HIGH-SPEED BUFFER**

The proposed adaptive biasing scheme can be implemented in a compact low-power fashion by using scaled current mirror circuits. Fig. 5 shows the schematic of the new slew-rate-enhanced rail-to-rail class-AB buffer. Developed from the compact design in [9], the set of transistors $M_{C1-3}$ and $M_{D1-3}$ shown in the two shaded areas is inserted to implement the CCCSs. In the upper part of the circuit, the drain current of $M_6$ ($I_{D6}$) is scaled down by $M_{C3}$ with a scaling-down factor of $k$. This scaled current is subsequently injected into the current mirror $M_{C2-M_{C1}}$, which has a reciprocal scale factor of $k^{-1}$. $M_{C1}$ is conducting $I_{D6}$ from the same branch of $M_1$ and $M_6$, and thus, the current consumption of this branch remains the same. The additional current consumption of $kI_{D6}$ is required only for the branch of $M_{C3}$ and $M_{C2}$. To keep power consumption low, $k$ should be as small as possible. In practice, it is limited by the value that keeps the current mirror pairs $M_{C1-M_{C2}}$ and $M_{D1-M_{D2}}$ working in their SIVS region. In this design, $k = 0.05$ was used. This results in a 1.25% increase in power and current consumption compared to the buffer in Fig. 3. Nevertheless, the device count, silicon area, and power consumption of the new buffer are still smaller than the buffer in Fig. 3 (see results in Section V). In the lower part of the circuit, the adaptive biasing mechanism is formed via $M_{D1-M_{D3}}$.

**V. EXPERIMENTAL RESULTS**

For verification and comparison, the two buffers of [7] and [9] and the new buffer were designed and fabricated in a 0.35-$\mu$m CMOS technology for a 3-V-power-supply operation. Fig. 6 shows the die microphotograph with the area of each buffer marked. Buffer 1 is the circuit in Fig. 2, buffer 2 is the circuit in Fig. 3, and buffer 3 is the new buffer. Referring to Fig. 2, transistors $M_1-M_{14}$ are found in all three buffers and were given the same sizing. Bias current $I_B$ was set to 10 $\mu$A in
all buffers. In total, 20 chips were fabricated and tested with all samples working. The chips exhibited a similar behavior with variations in performance of less than 5%. The results reported hereinafter are from a typical chip.

Fig. 7 shows the buffers’ dc transfer characteristics showing their rail-to-rail capability. The maximum offset voltage $|V_{in} - V_{out}|_{\text{max}}$ at the extremes of the input range (0 and 3 V) as calculated by the math function of the oscilloscope (Agilent MSO9104A) is similar for all buffers, 47, 44, and 41 mV for buffer 1, buffer 2, and buffer 3, respectively. These offset voltages occur when the output transistors operate outside their SIVS region into the triode region. For the majority of the transfer functions, the offset voltage is less than 5 mV.

Fig. 8 shows the buffers’ rail-to-rail step responses with a load capacitance of about 20 pF each. The input signal has an amplitude of 3 V and a frequency of 4 MHz. Table I summarizes the measured performance of the three buffers.

They exhibit a similar total harmonic distortion (THD) and $-3$-dB bandwidth.

### VI. CONCLUSION

In this brief, a simple slew-rate enhancement scheme for rail-to-rail class-AB CMOS buffers has been presented. The technique enables the buffer’s slew rate to increase by more than 100% compared to prior art, with only a small increase in static power consumption and silicon area. For comparison, the three buffers were fabricated in a 0.35-μm CMOS technology for a power supply of 3 V. Measurements verify that the new buffer has superior slew rate and settling time, while it has similar harmonic distortion, bandwidth, and offset to the two other buffers.

### REFERENCES


